











power on configuration:

AOCLK: H->JTAG; L->GPIO  
AMCLK: H->No SDRAM at M2; L->M2 SDRAM Connections  
ADATA\_1: H->FLASH Connection at M1; L->FLASH Connections at M2  
ADATA\_0: H->16 bit flash; L-> 8 bit flash














1. Keep the trace D-&D+ same length
2. Maintain parallelism between D-&D+
3. Do not route D-&D+ over the power plane split
4. Do not route D-&D+ over the other high Fre. signal
5. It is preferred to route D-&D+ over the ground layer
6. It is preferred to route D-&D+ using single layer

